Intel’s Long Awaited Return to the Memory Business

Pages: 1 2

Graphics is a focal point of the upcoming Haswell platform, necessitating a high bandwidth memory solution. To deliver high performance Intel is returning to the DRAM market, which it exited in 1985. The memory that ships with Haswell will be a custom embedded DRAM mounted in the package and manufactured on a variant of Intel’s 22nm process. By avoiding the commodity memory market, Intel will preserve high margins by cannibalizing discrete GPUs and dedicated graphics memory.

Read More (2 pages)Discuss (53 comments)

ISSCC 2012 Preview

Highlights of the upcoming 2012 ISSCC include the first 22nm disclosures from Intel and several SoC papers from AMD, Cavium Networks and Oracle. Looking out further to the future, the clear focus is power consumption. There are several papers from Intel on low-power logic, one from IBM discussing 3D integration of embedded DRAM and a third from Fujitsu on system level power for the K supercomputer.

Read MoreDiscuss (8 comments)

Memory Bandwidth and GPU Performance

Pages: 1 2

Memory bandwidth is a critical to feeding the shader arrays in programmable GPUs. We show that memory is an integral part of a good performance model and can impact graphics by 40% or more. The implications are important for upcoming integrated graphics, such as AMD’s Llano and Intel’s Ivy Bridge – as the bandwidth constraints will play a key role in determining overall performance.

Read More (2 pages)Discuss (11 comments)

The Case for ECC Memory in Nvidia’s Next GPU

Nvidia’s corporate strategy firmly rests on expanding the market for GPUs beyond graphics to include certain types of computation. Specifically, Nvidia’s efforts with CUDA are aimed at moving GPUs into the high performance computing (HPC) market, where the substantial compute capabilities and memory bandwidth directly translate into performance. Nvidia’s Tesla products (GPUs designed for computation instead of graphics) have made a bit of a splash, but at the moment the adoption is extremely limited. GPU clusters are basically non-existent, at least in part due to the lack of error detection and correction, which we believe will be corrected in the next product release from Nvidia.

Read MoreDiscuss (45 comments)

Rambus Sets the Bandwidth Bar at a Terabyte/Second

Pages: 1 2 3

In this article, David Kanter covers Rambus’ recent announcement of the Terabyte Bandwidth Initiative (TBI), which is likely to be the successor to the XDR and XDR2 memory interface. The TBI is a high speed interface, which significantly improves the command/address architecture for better performance and is targeted at next generation consoles and graphics applications.

Read More (3 pages)Discuss (7 comments)

ISSCC 2005 Coverage: Day 1

Pages: 1 2

The first day of coverage for ISSCC 2005

Read More (2 pages)Be the first to discuss this article!

Fall 2003 IDF

Pages: 1 2 3 4 5 6 7 8 9 10 11

blank for now

Read More (11 pages)Be the first to discuss this article!

An Overview of High Frequency Processor-System Interconnects

Pages: 1 2 3 4 5 6 7

David reports on IBM’s system interconnect scheme, called Elastic I/O, that was presented at the Microprocessor Forum 2002.

Read More (7 pages)Discuss (4 comments)

Data Prefetch Logic – What is it Worth?

Pages: 1 2 3 4 5 6 7 8 9

A look at the effects of Data Prefetch logic on performance.

Read More (9 pages)Be the first to discuss this article!

ISCA 29 Conference Notes

A short trip report on the ISCA 29 conference in Anchorage, Alaska

Read MoreBe the first to discuss this article!