Roots of this problem go way back.

Article: 22nm Design Challenges at ISSCC 2011
By: Dean Kent (dkent.delete@this.realworldtech.com), March 15, 2011 7:11 am
Room: Moderated Discussions
someone (someone@somewhere.com) on 3/14/11 wrote:
---------------------------
>David Kanter (dkanter@realworldtech.com) on 3/14/11 wrote:
>---------------------------
>> As a result of the needed
>>collaboration, understanding of physical design and manufacturing is even more critical
>>to cutting edge chip development and achieving good performance, power and yields.
>
>A decade ago I heard an design manager at AMD, an ex
>DEC Alpha type, complain about how it was to recruit
>EEs who knew anything about circuits and device physics.
>All the new grads he interviewed were Verilog cowboys
>who wanted to code up MPUs and had no desire to know
>how transistors worked and interacted. Unless this trend
>has changed (I have no reason to believe that it has) the
>major IC designers are going to have to train new people
>themselves to address these ever growing challenges.

I get the impression that this is not uncommon. I recall reading an article a few years back about University instructors lamenting that incoming EEs had never actually put together any electronic devices (remember the old Heathkits?) and therefore had only book knowledge of electronics.

Similarly, I have two relatives that are structural engineers for a well known architectural firm. They have been complaining that their new hires from college depend heavily on computer simulations to design and validate their models. Often, they have to reject them because they won't actually work in the real world, and these new hires are completely puzzled because "the computer says it is correct".

Regards,
Dean
< Previous Post in ThreadNext Post in Thread >
TopicPosted ByDate
Design Challenges at 22nm ArticleDavid Kanter2011/03/14 12:36 AM
  Design Challenges at 22nm ArticleDean Calver2011/03/14 01:06 AM
    Design Challenges at 22nm ArticleDavid Kanter2011/03/14 08:06 PM
      Design Challenges at 22nm Articlesavantu2011/03/15 04:25 AM
  Roots of this problem go way back.someone2011/03/14 06:00 AM
    EducationMoritz2011/03/15 03:42 AM
      Educationsomeone2011/03/15 06:26 AM
        EducationMoritz2011/03/15 11:44 AM
        Educationsylt2011/03/18 09:31 AM
    Roots of this problem go way back.Rob Thorpe2011/03/15 05:25 AM
      Roots of this problem go way back.someone2011/03/15 06:20 AM
        Roots of this problem go way back.Nathan Monson2011/03/15 08:17 AM
          Roots of this problem go way back.mpx2011/03/15 11:55 AM
            Roots of this problem go way back.Mark Roulo2011/03/15 01:34 PM
            Roots of this problem go way back.Rob Thorpe2011/03/15 03:42 PM
              Roots of this problem go way back.Paul2011/03/15 04:03 PM
    Roots of this problem go way back.Dean Kent2011/03/15 07:11 AM
  Design Challenges at 22nm ArticleDaniel Bizo2011/03/14 06:06 AM
    Design Challenges at 22nm ArticleLinus Torvalds2011/03/14 08:48 AM
      Design Challenges at 22nm ArticleDavid Kanter2011/03/14 08:20 PM
      Design Challenges at 22nm ArticleDean Kent2011/03/15 07:16 AM
    Design Challenges at 22nm ArticleDavid Kanter2011/03/14 09:05 AM
      Could you elaborate?Daniel Bizó2011/03/16 05:43 AM
        IDM trade offsDavid Kanter2011/03/16 09:54 AM
  Design Challenges at 22nm ArticleTianyi2012/10/17 11:24 PM
Reply to this Topic
Name:
Email:
Topic:
Body: No Text
How do you spell avocado?