Why not increase the number of registers? The scaling down of the size is increasing much faster than clock speed with each process generation. Cores are not getting much wider decode width. So you get the opportunity to access more registers within the same clock cycle without spending more resources. And you need to have ISA accommodating a large number of registers for FP/vector part anyway.