By: Konrad Schwarz (konrad.schwarz.delete@this.siemens.com), July 20, 2015 4:44 am
Room: Moderated Discussions
Except that barrier operations are -- at least by default -- global: the store queues of all coherent CPUs are drained when a (global) barrier instruction is executed (by one CPU).