If you're implementing x86 ordering, wouldn't you need to put store buffer entries into a FIFO queue to allow incremental draining of the stores? Doing a store to a single location would serialize around that store's queued buffer and all later stores would now have a dependency on that store location. I'd expect ARM to not have this issue.