eDRAM too expensive

By: Adrian (a.delete@this.acm.org), January 14, 2019 1:44 pm
Room: Moderated Discussions
Ricardo B (ricardo.b.delete@this.xxxxx.xx) on January 14, 2019 11:06 am wrote:
> Adrian (a.delete@this.acm.org) on January 13, 2019 8:51 pm wrote:
> >
> > 2. The new I/O dies also need higher speed SERDES for the other interfaces, e.g. for
> > the inter-chip links, probably up to at least 20 Gb/s, more likely up to 25 Gb/s.
> >
> > Such SERDES designs were already existing and proven for the IBM process, while the original
> > Zen 14 nm process seemed to not be able to reach serial speeds much above 10 Gb/s.
> I double GloFo 14 nm process is a limiting factor for SERDES speed.
> Here, a 28 Gbit/s SERDES implemented in TSMC 28 nm.
> https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6894632

I do not have any information about the TSMC 28 nm and newer processes, because I have designed CMOS ICs only down to 45 nm and even then not for the TSMC processes but for IBM/Samsung processes.

Nevertheless, I doubt that things have changed a lot during the last decade.

This paper describes an implementation in a process that offered not only logic transistors but also well characterized analog transistors, bump inductors and metal-insulator-metal capacitors.

Back when I still had access to CMOS process data, such components were not available in the base CMOS processes used for implementing processors or memories, but only in more expensive process variants intended for implementing devices with RF parts, e.g. WiFi or phone modems.

Because of this, I doubt that the described SERDES is implemented in the same 28 nm process as that used e.g. for ARM processors or for GPUs.

Nevertheless, it is possible that the continuous increase in the speed of the serial interfaces might have forced the availability of good analog components even in the standard logic CMOS processes.

Still, I find it difficult to believe this, because the IC designers have always requested such devices but the process designers have always been extremely reluctant to provide them.

Regarding Zen, we know that the serial interfaces already consume a quite large part of the total power. Doubling or tripling the speed might increase the power consumption of the interfaces to unacceptable levels.

This could be mitigated by a more clever design, but I doubt that the first Zen generation was very far from an optimal design.

If they do not use the IBM process, then it is still very likely that they do not use the original GloFo 14 nm process but some tweaked variant, e.g. one with better passive components (inductors & capacitors), which were not available the first time when Zen was designed.

< Previous Post in ThreadNext Post in Thread >
TopicPosted ByDate
AMD CESsomeguy2019/01/10 02:06 PM
  AMD CESJeff S.2019/01/10 02:53 PM
    AMD CESDomaldel2019/01/11 06:37 PM
      AMD CESnoone2019/01/11 10:05 PM
        AMD CESDomaldel2019/01/12 01:20 AM
          AMD CESarifureta2019/01/12 07:09 AM
            AMD CESDomaldel2019/01/13 01:57 AM
              AMD CESMontaray Jack2019/01/17 10:00 AM
                AMD CESMontaray Jack2019/01/17 12:32 PM
  AMD CEShobold2019/01/10 03:17 PM
    AMD CESJan Olšan2019/01/10 03:30 PM
    AMD CESAdrian2019/01/10 09:37 PM
      AMD CESAlberto2019/01/11 11:13 AM
        AMD CESJS2019/01/12 02:05 AM
          AMD IO dieanon³2019/01/13 02:17 PM
            AMD IO dieanon2019/01/13 03:26 PM
            eDRAM too expensiveDavid Kanter2019/01/13 03:34 PM
              eDRAM too expensiveAdrian2019/01/13 09:51 PM
                eDRAM too expensiveAdrian2019/01/13 10:01 PM
                eDRAM too expensiveRicardo B2019/01/14 12:06 PM
                  Zen PHY speedsJeff S.2019/01/14 12:40 PM
                  eDRAM too expensiveAdrian2019/01/14 01:44 PM
                    Zen target process (was: eDRAM too expensive)hobold2019/01/14 03:42 PM
                      Zen target process (was: eDRAM too expensive)Adrian2019/01/14 10:13 PM
                        Zen target process (was: eDRAM too expensive)hobold2019/01/15 09:28 PM
                    eDRAM too expensiveRicardo B2019/01/15 04:40 AM
                    eDRAM too expensiveRicardo B2019/01/15 09:26 AM
              eDRAM too expensiveMaynard Handley2019/01/14 11:38 AM
                eDRAM too expensiveanon2019/01/14 02:00 PM
                  eDRAM too expensiveMaynard Handley2019/01/14 02:43 PM
                    eDRAM too expensiveDan Fay2019/01/14 03:16 PM
                      eDRAM too expensiveMaynard Handley2019/01/14 04:40 PM
                        eDRAM too expensiveDan Fay2019/01/14 05:58 PM
                    eDRAM too expensivesomeone2019/01/15 09:20 AM
                eDRAM too expensiveanon2019/01/14 04:34 PM
                  eDRAM too expensiveMaynard Handley2019/01/14 06:34 PM
                eDRAM too expensiveanon2019/01/15 02:06 AM
            AMD IO diejuanrga2019/01/14 04:04 AM
              AMD IO dieMaynard Handley2019/01/14 11:42 AM
                AMD IO dieAlberto2019/01/14 03:00 PM
                AMD IO diejuanrga2019/01/15 03:54 AM
                AMD IO die size & functionalityWes Felter2019/01/15 12:12 PM
                  AMD IO die size & functionalityjuanrga2019/01/15 12:43 PM
                  AMD IO die size & functionalityAlberto2019/01/15 01:57 PM
                    AMD CPU die size & functionalityWes Felter2019/01/15 05:35 PM
                      AMD CPU die size & functionalityanon2019/01/16 02:32 AM
                        AMD CPU die size & functionalityAlberto2019/01/16 06:40 AM
                      AMD CPU die size & functionalityJan Olšan2019/01/16 08:11 AM
                  AMD IO die size & functionalityMaynard Handley2019/01/16 10:17 AM
Reply to this Topic
Body: No Text
How do you spell purple?