modern DDR4 array microphotos?

By: Jeff S. (fakity.delete@this.fake.com), February 19, 2019 8:47 am
Room: Moderated Discussions
Does anybody have a good public source for area breakdown on modern (say, DDR4 and ~20nm or better) DRAM array area usage breakdown? I was curious in particular about decoder and sense amp area vs. cell array size, but not quite enough to ask Chipworks for who knows how much. All I have been able to find so far are die shots so small/zoomed out that I can't make out any array structure, or electron microscope scans zoomed in just above cell dimensions.

I'm also interested in where designs like MoSys's 1T-SRAM might sit relative to commodity large >=64 MiB DRAM array and 6T SRAM arrays on a modern node, I would appreciate hearing about it if anybody else has a clue.

Thanks!

(And yes I know that the commodity DRAM market is extraordinarily cut-throat and highly tuned for capacity per area above all else, etc., etc., but I'm looking for more quantitative data.)
 Next Post in Thread >
TopicPosted ByDate
modern DDR4 array microphotos?Jeff S.2019/02/19 08:47 AM
  modern DDR4 array microphotos?bartoni2019/02/19 11:21 AM
    modern DDR4 array microphotos?Jeff S.2019/02/19 12:15 PM
      modern DDR4 array microphotos?Jeff S.2019/02/19 12:34 PM
Reply to this Topic
Name:
Email:
Topic:
Body: No Text
How do you spell green?