Clock Speed Regressions

By: John H (, May 19, 2019 7:30 am
Room: Moderated Discussions
Curious - there was an AMD talk hinting that TSMC 7nm/5nm may actually show clock speed regression vs. prior nodes 'without substantial effort to overcome' that regression.

What physics are at play that are limiting clock speed on these processes? Is it too small wires/transistors increasing resistances for the current needed for higher clocks/performance?

Also, is it the same effect that 'killed Dennard scaling around 65nm' ?

 Next Post in Thread >
TopicPosted ByDate
Clock Speed RegressionsJohn H2019/05/19 07:30 AM
  Clock Speed RegressionsAdrian2019/05/19 08:24 AM
    Clock Speed RegressionsMichael S2019/05/19 06:06 PM
  Clock Speed Regressionsanon2019/05/19 11:13 AM
  Clock Speed RegressionsDavid Hess2019/05/21 06:25 AM
    Clock Speed RegressionsAdrian2019/05/21 10:13 AM
  Clock Speed Regressionsvince2019/05/22 02:14 AM
    Clock Speed RegressionsMichael S2019/05/22 03:55 AM
      Clock Speed Regressionsvince2019/05/22 04:01 AM
  Clock Speed RegressionsMontaray Jack2019/05/22 05:22 PM
Reply to this Topic
Body: No Text
How do you spell purple?