DVFS

By: David Kanter (dkanter.delete@this.realworldtech.com), September 15, 2021 4:05 pm
Room: Moderated Discussions
Doug S (foo.delete@this.bar.bar) on September 13, 2021 11:57 am wrote:
> --- (---.delete@this.redheron.com) on September 13, 2021 11:19 am wrote:
> > - one thing Apple do (I don't know about other designs)
> > is slide voltage up and down while keeping frequency
> > unchanged. Obviously changing frequency is somewhat disruptive in a way that changing voltage is not.
> > Apple have some flexibility to do this given the digital
> > power estimators, a knowledge of the capacitance in
> > the system, and an ability to prevent catastrophe if the
> > system is oversubscribed by having instruction issue
> > paused by the DPE for a cycle or two. Maybe also the fact
> > that every SRAM is decoupled from logic with a voltage
> > shifter between the two, so you have flexibility to down-voltage logic while not losing SRAM retention.
> > (At least they have a long sequence of patents about this, so you'd hope it's implemented!)
>
>
> I'm a little confused on this point. Why would you want to alter voltage while keeping frequency
> constant? Shouldn't you always want to run at the lowest voltage capable of handling a given frequency
> to minimize power? In what circumstance would you for example want to increase voltage while keeping
> frequency constant? That makes no sense to me, but maybe I'm missing something.

Yes. But the minimum voltage to sustain a given frequency will change over time due to all sorts of factors!

David
< Previous Post in ThreadNext Post in Thread >
TopicPosted ByDate
alder lake.inteluser2021/09/10 02:52 AM
  alder lake.Andrei F2021/09/10 10:31 AM
    alder lake.Andrey2021/09/10 10:38 AM
      alder lake.rwessel2021/09/10 12:18 PM
      alder lake.Andrei F2021/09/10 01:49 PM
        alder lake.Andrey2021/09/10 05:12 PM
          alder lake.David Hess2021/09/10 08:39 PM
            alder lake.Andrey2021/09/11 01:28 AM
        alder lake.---2021/09/10 06:24 PM
          alder lake.Andrei F2021/09/12 02:09 AM
            DVFSDavid Kanter2021/09/12 10:58 PM
              DVFSAndrei F2021/09/13 02:02 AM
                DVFSAnon2021/09/13 04:28 AM
                DVFSJukka Larja2021/09/13 06:35 AM
                  DVFSAndrei F2021/09/14 01:07 AM
                    DVFSJukka Larja2021/09/14 05:11 AM
                      DVFSAndrei F2021/09/14 08:55 AM
                        DVFSJukka Larja2021/09/14 11:23 AM
                DVFS---2021/09/13 11:19 AM
                  DVFSDoug S2021/09/13 11:57 AM
                    DVFSDavid Hess2021/09/13 12:32 PM
                    DVFS---2021/09/13 02:06 PM
                      DVFSDavid Hess2021/09/13 03:21 PM
                    DVFSDavid Kanter2021/09/15 04:05 PM
                  DVFSDavid Hess2021/09/13 12:46 PM
                  DVFSJukka Larja2021/09/14 05:35 AM
                Quick shutdown?David Kanter2021/09/15 11:46 AM
                  Quick shutdown?Andrei F2021/09/16 08:12 AM
                    Quick shutdown?David Kanter2021/09/16 12:04 PM
                      Quick shutdown?Andrei F2021/09/17 02:35 AM
                        Quick shutdown?Andrei F2021/09/17 02:38 AM
            and weren't 'they' right?Daniel B2021/09/13 05:20 AM
              and weren't 'they' right?Andrei F2021/09/13 05:51 AM
                and weren't 'they' right?Daniel B2021/09/13 07:29 AM
              and weren't 'they' right?anon2021/09/13 06:07 AM
                and weren't 'they' right?Jukka Larja2021/09/13 06:26 AM
                  and weren't 'they' right?anon2021/09/14 12:37 AM
              Alder Lake has no little coresHeikki Kultala2021/09/13 07:33 AM
                Alder Lake has no little coresMichael S2021/09/13 08:33 AM
                  Alder Lake has no little coresme2021/09/13 11:45 AM
                  Alder Lake has no little coresHeikki Kultala2021/09/13 02:49 PM
                    Alder Lake has no little coresanon2021/09/14 12:42 AM
                why stop at two core sizes?hobold2021/09/14 06:47 AM
                  Memory caches did this, right?Mark Roulo2021/09/14 03:51 PM
                    Memory caches did this, right?Brett2021/09/14 08:17 PM
                      Memory caches did this, right?Kevin G2021/09/16 04:10 PM
                  Large reorder buffers (L1+L2)2021/09/15 12:24 PM
                    Large reorder buffers (L1+L2)hobold2021/09/15 01:06 PM
                Alder Lake has no little coresAdrian2021/09/14 09:33 AM
              and weren't 'they' right?David Hess2021/09/13 01:00 PM
                Battery vs PerformanceMark Roulo2021/09/13 01:18 PM
                  Battery vs PerformanceDoug S2021/09/13 03:05 PM
                    Battery vs PerformanceDavid Hess2021/09/13 03:28 PM
                      Battery vs Performance---2021/09/13 06:08 PM
                      Battery vs Performance---2021/09/13 06:08 PM
                      Battery vs PerformanceDoug S2021/09/13 09:53 PM
                    Battery vs PerformanceAnon2021/09/14 07:42 AM
                and weren't 'they' right?Daniel B2021/09/13 01:57 PM
                  and weren't 'they' right?David Hess2021/09/13 03:11 PM
                    and weren't 'they' right?---2021/09/13 03:38 PM
                  and weren't 'they' right?---2021/09/13 03:32 PM
                and weren't 'they' right?Brendan2021/09/14 04:30 AM
                  and weren't 'they' right?Jukka Larja2021/09/14 05:31 AM
              and weren't 'they' right?Etienne Lorrain2021/09/14 01:29 AM
Reply to this Topic
Name:
Email:
Topic:
Body: No Text
How do you spell tangerine? 🍊