Real World Technologies - Forums - Thread: Nios V RISC-V soft cores

By: Gabriele Svelto (gabriele.svelto.delete@this.gmail.com), October 6, 2021 12:28 am

I just stumbled upon this page. Nios traditionally had its own ISA which was designed with FPGA synthesis in mind so I'm wondering why the change of heart on Intel's part. Maybe RISC-V better tooling offsets any hardware drawbacks? I don't think it's impossible to make good FPGA-optimized RISC-V cores - there are many indeed - but I wonder what are the trade-offs versus an ISA that was meant specifically for FPGAs.

Next Post in Thread >

Topic	Posted By	Date
Nios V RISC-V soft cores	Gabriele Svelto	2021/10/06 12:28 AM
Nios V RISC-V soft cores	Michael S	2021/10/06 02:21 AM

Reply to this Topic
Name:
Email:
Topic:
Body:	No Text Gabriele Svelto (gabriele.svelto.delete@this.gmail.com) on October 6, 2021 12:28 am wrote: > I just stumbled upon <a href=https://www.intel.com/content/www/us/en/products/details/fpga/nios-processor/v.html rel=nofollow>this page</a>. Nios traditionally had its own ISA which was designed with FPGA synthesis > in mind so I'm wondering why the change of heart on Intel's part. Maybe RISC-V better tooling offsets any > hardware drawbacks? I don't think it's impossible to make good FPGA-optimized RISC-V cores - there are many > indeed - but I wonder what are the trade-offs versus an ISA that was meant specifically for FPGAs.
How do you spell avocado?

Nios V RISC-V soft cores

Editor’s Picks

Silvermont, Intel’s Low Power Architecture

The Spider and the Mountain

AMD’s Cayman GPU Architecture

RWT on Twitter