New Silicon Insider Article

Article: Sizing up the Super Heavyweights
By: Paul DeMone (pdemone.delete@this.igs.net), October 22, 2004 9:38 am
Room: Moderated Discussions
Arun Ramakrishnan (arunr@sgi.com) on 10/22/04 wrote:
---------------------------
[..]
>Why would the L2 I-cache be about 4 times the size of the L2 D-cache ?
>I always thought that MPU desginers would try to cut the latency of access to user
>data much more than the intruction stream itself.

IA-64 has low code density. A 1.0 MB/256KB IPF design
has similar instruction/data balance as roughly a 512
KB/256 KB RISC design. A bigger L2 icache also reduces
average instruction stream bandwidth demand on the L3.

>
>Would this have something to do with the fact that two coarse grained threads on
>the core need to fed rapidly in order to keep the CMP efficiency high ?

Yep, that's probably the biggest reason. I also suspect
it will give a noticable boost to IA-32 EL performance.
< Previous Post in ThreadNext Post in Thread >
TopicPosted ByDate
New Silicon Insider ArticleDavid Kanter2004/10/11 04:43 AM
  Good read. Thanks again Paul. (NT)Michael Menietti2004/10/11 05:36 AM
  New Silicon Insider ArticleSingh, S.R.2004/10/11 05:44 AM
    New Silicon Insider ArticlePaul DeMone2004/10/11 05:55 AM
  New Silicon Insider Articletecate2004/10/11 08:52 AM
  core size: x86 vs IPFanonymous2004/10/11 10:43 AM
    Good Question. (NT)Chuck2004/10/12 07:22 AM
    core size: x86 vs IPFMichael S2004/10/12 09:53 AM
    K8 core size 52mm^2IlleglWpns2004/10/12 11:15 AM
    core size: x86 vs IPFPaul DeMone2004/10/12 12:10 PM
  New Silicon Insider ArticleJS2004/10/13 01:42 AM
  New Silicon Insider Articlemas2004/10/16 08:07 AM
  New Silicon Insider ArticleAnonymous42004/10/16 09:39 PM
    New Silicon Insider ArticlePaul DeMone2004/10/17 05:58 AM
  New Silicon Insider ArticleArun Ramakrishnan2004/10/22 07:48 AM
    New Silicon Insider ArticlePaul DeMone2004/10/22 09:38 AM
      New Silicon Insider ArticleDavid Kanter2004/10/22 10:04 PM
        New Silicon Insider ArticlePaul DeMone2004/10/23 05:02 AM
        New Silicon Insider ArticleArun Ramakrishnan2004/10/23 12:47 PM
      New Silicon Insider ArticleMichael S2004/10/23 10:38 AM
        New Silicon Insider ArticlePaul DeMone2004/10/23 12:10 PM
          New Silicon Insider ArticleMichael S2004/10/23 12:40 PM
  Do I see a flaw here?IntelUser20002004/10/27 04:43 PM
    Frequency is different for startersPaul DeMone2004/10/27 05:05 PM
      Frequency is different for startersIntelUser2004/10/27 05:28 PM
        Frequency is different for startersPaul DeMone2004/10/27 06:49 PM
          Frequency is different for startersIntelUser20002004/10/27 07:45 PM
  New Silicon Insider ArticleIntelUser20002004/11/01 09:13 AM
    New Silicon Insider Articleanonymous2004/11/02 08:46 AM
      New Silicon Insider ArticleChuck2004/11/02 09:33 AM
        New Silicon Insider ArticleSingh, S.R.2004/11/02 11:21 AM
          New Silicon Insider ArticleJosé Javier Zarate2004/11/02 02:14 PM
            New Silicon Insider ArticleSingh, S.R.2004/11/02 06:47 PM
        New Silicon Insider Articleanonymous2004/11/03 02:04 PM
          New Silicon Insider Articleanonymous2004/11/03 02:07 PM
  New Silicon Insider ArticleIntelUser20002004/11/04 10:30 AM
    New Silicon Insider ArticleIntelUser20002004/11/04 08:38 PM
      New Silicon Insider ArticleDavid Kanter2004/11/05 07:44 AM
        New Silicon Insider ArticleIntelUser20002004/11/08 07:23 PM
Reply to this Topic
Name:
Email:
Topic:
Body: No Text
How do you spell purple?