Inclusive L3? Wow

Article: ISSCC 2006: Intel Tulsa
By: Michael S (already5chosen.delete@this.yahoo.com), February 21, 2006 4:51 am
Room: Moderated Discussions
David Kanter (dkanter@realworldtech.com) on 2/21/06 wrote:
---------------------------
>Fellow RWTers,
>
>In continuing with our tradition* of having regular articles, here is one for Tuesday.
>
>http://www.realworldtech.com/page.cfm?ArticleID=RWT021906030756
>
>This article describes the architecture of Tulsa, and focuses on the techniques
>Intel used to address leakage, the rationale behind the shared L3 cache and how
>it suites Intel's system architecture and concludes with a schmoo plot and some comments about Intel's 65nm process.
>
>Take a look and give us some feedback!
>
>David
>
>*OK, so this tradition basically started last week, and we're hoping to keep it up for a while, but who knows?

It should be rather complex to build inclusive cache that has to stay in synch with not one, not two, but SIX inner caches!
< Previous Post in ThreadNext Post in Thread >
TopicPosted ByDate
Intel Tulsa Coverage from ISSCCDavid Kanter2006/02/21 02:45 AM
  Intel Tulsa Coverage from ISSCCAlberto2006/02/21 04:43 AM
    Intel Tulsa Coverage from ISSCCPaul DeMone2006/02/21 06:52 AM
  Inclusive L3? WowMichael S2006/02/21 04:51 AM
    Inclusive L3? WowWouter Tinus2006/02/21 07:06 AM
      Inclusive L3? WowMichael S2006/02/21 08:20 AM
        Inclusive L3? Wowslim2006/02/21 11:40 AM
    It is?anonymous2006/02/21 09:57 AM
    Inclusive L3? WowLinus Torvalds2006/02/21 10:10 AM
      Inclusive L3? WowMichael S2006/02/21 11:03 AM
        Inclusive L3? WowLinus Torvalds2006/02/21 11:52 AM
          Inclusive L3? WowEric Bron2006/02/22 06:39 AM
            Inclusive L3David Kanter2006/02/22 12:16 PM
              Inclusive L3Eric Bron2006/02/22 01:00 PM
Reply to this Topic
Name:
Email:
Topic:
Body: No Text
How do you spell avocado?