Article on 32nm process tech from IEDM 08 and VLSI 09 online

Article: Process Technology at IEDM 2008
By: Alexander Tomkins (atomkins.delete@this.rogers.com), August 4, 2009 11:30 am
Room: Moderated Discussions
a reader (a@b.c) on 8/3/09 wrote:
---------------------------
>David Kanter (dkanter@realworldtech.com) on 8/3/09 wrote:
>---------------------------
>>Welcome back from an excellent weekend! To cheer up your Monday morning, I have
>>completed a new article that reviews and analyzes the process technologies presented at IEDM 2008 and VLSI 2009:
>>
>>http://www.realworldtech.com/page.cfm?ArticleID=RWT072109003617
>>
>>This article discusses the industry wide move to 32nm process technologies with
>>high-k dielectrics and metal gates. The techniques used to achieve this resolution
>>include immersion lithography, double patterning and for some, off-axis illumination techniques.
>>
>>Manufacturers presenting at these conferences include Intel, IBM/AMD SOI, IBM/AMD
>>bulk, TSMC and Toshiba. We compare the results presented, showing an updated version
>>of our process technology table and concluding with a new graphical comparison of
>>the density and performance of various 45nm and 32nm process technologies.
>>
>>Enjoy the reading, and I'll look forward to some interesting discussions and comments.
>>
>>
>>Regards,
>>
>>
>>David
>
>
>wow, excellent article!
>
>fig 17 & 18 implies there's going to be some amazing
>products from Intel when 32nm ramps up in Q4.
>

An example of whats to come (I believe essentially all the circuits are done in standard CMOS, rather than CML):

2009 VLSI Symposium on Circuits, Session 5-4

A 12-Gb/s transceiver in 32-nm bulk CMOS
S. Joshi, J. T.-S. Liao, Y. Fan, S. Hyvonen, M. Nagarajan, J. Rizk, H.-J. Lee and I. Young
Intel Corporation, USA

Abstract
A 12-Gb/s transceiver in 32-nm bulk CMOS is described. Features include an 8.8-12.4-GHz LC-PLL with 0.4-ps jitter; a full-swing DLL and phase interpolator with LSB=2.6 ps and DNL<1.2 ps; a 4.2-mW receiver front end with de-muxing comparator and precharge removal latch; and an all-digital duty cycle correction (DCC) loop. The transceiver receives and transmits PRBS23 data at 12 Gb/s with BER<1E-12 over a 6-in. FR4 channel with 10 dB of loss, while consuming 37.8 mW (3.15 pJ/bit) from a 1-V supply, not including clock generation. A chip-to-chip link transmits and receives PRBS15 data at 11.6 Gb/s with BER<1E-12 over a 12-in. FR4 channel.
< Previous Post in ThreadNext Post in Thread >
TopicPosted ByDate
Article on 32nm process tech from IEDM 08 and VLSI 09 onlineDavid Kanter2009/08/03 01:22 AM
  Article on 32nm process tech from IEDM 08 and VLSI 09 onlineHans de Vries2009/08/03 02:28 AM
    Article on 32nm process tech from IEDM 08 and VLSI 09 onlineDavid Kanter2009/08/03 02:47 PM
      Article on 32nm process tech from IEDM 08 and VLSI 09 onlineHans de Vries2009/08/03 04:51 PM
        Article on 32nm process tech from IEDM 08 and VLSI 09 onlineDavid Kanter2009/08/03 10:09 PM
          Article on 32nm process tech from IEDM 08 and VLSI 09 onlineHans de Vries2009/08/04 11:56 AM
            Article on 32nm process tech from IEDM 08 and VLSI 09 onlineHans de Vries2009/08/04 12:31 PM
        Article on 32nm process tech from IEDM 08 and VLSI 09 onlineslacker2009/08/04 10:37 AM
          Article on 32nm process tech from IEDM 08 and VLSI 09 onlineAlexander Tomkins2009/08/04 11:36 AM
            Article on 32nm process tech from IEDM 08 and VLSI 09 onlineslacker2009/08/04 03:10 PM
              Article on 32nm process tech from IEDM 08 and VLSI 09 onlineAlexander Tomkins2009/08/04 07:12 PM
        Thanks for spotting thatDavid Kanter2009/08/05 01:30 AM
  Article on 32nm process tech from IEDM 08 and VLSI 09 onlinea reader2009/08/03 09:57 AM
    Article on 32nm process tech from IEDM 08 and VLSI 09 onlineAlexander Tomkins2009/08/04 11:30 AM
    smaller but better I_on/I_offMoritz2009/08/09 03:20 AM
      smaller but better I_on/I_offDavid Kanter2009/08/09 10:15 AM
  Article on 32nm process tech from IEDM 08 and VLSI 09 onlineWilliam Campbell2009/08/03 05:37 PM
  Article on 32nm process tech from IEDM 08 and VLSI 09 onlineBryan Catanzaro2009/08/04 07:04 AM
  Intel 32 nm PMOSjokerman2009/08/04 12:09 PM
    Intel 32 nm PMOSDavid Kanter2009/08/04 12:57 PM
    Good eyeDavid Kanter2009/08/05 01:30 AM
  TSMC 28nm: major changes?One Anonymous2009/08/05 01:31 AM
    TSMC 28nm: major changes?David Kanter2009/08/05 02:34 AM
      TSMC 28nm: major changes?anon2009/08/05 08:20 AM
        TSMC 28nm: major changes?David Kanter2009/08/05 12:04 PM
  Article on 32nm process tech from IEDM 08 and VLSI 09 onlineanon2009/08/07 01:48 PM
Reply to this Topic
Name:
Email:
Topic:
Body: No Text
How do you spell avocado?