IEDM 2010 Process Technology Update

Pages: 1 2 3 4 5 6 7 8

The integration predicted by Moore’s Law is fundamentally driven by advances in semiconductor manufacturing. One of the key challenges is scaling to ever finer and denser geometries, while improving the performance of transistors. IEDM and the VLSI Symposium are the premier venues to discuss the challenges and opportunities for future process technologies. No commercial 22nm process technologies were presented at IEDM 2010, but in the last two years a number of advances have been disclosed, both for high performance and low power applications. This article describes several 32nm and 28nm nodes from Intel, IBM’s Common Platform and TSMC, plus novel applications such as IBM’s 32nm eDRAM that have been disclosed at IEDM and VLSI.

Read More (8 pages)Discuss (16 comments)

Exploring the Intel and Achronix Deal

Pages: 1 2 3

Intel recently announced they would manufacture 22nm FPGA’s for Achronix, a small start up. Intel’s process technology and fabs are the heart of the company. Opening up to third parties is a tremendous departure from the status quo – one that surprised and perplexed many people. Our analysis explores three possible explanations and infers that Intel is enabling complementary technologies rather than entering the foundry business.

Read More (3 pages)Discuss (63 comments)

Process Technology at IEDM 2008

Pages: 1 2 3 4 5 6 7 8 9 10 11 12

David Kanter discusses 32nm process technologies presented at IEDM 2008 and VLSI 2009, including a discussion of high-k dielectrics and metal gates, immersion lithography and double patterning. Results from key manufacturers such as Intel, IBM/AMD, TSMC, Toshiba and others are discussed, analyzed and compared against previous generations using metrics for density (logic and SRAM) and switching speed metrics (for NFETs and PFETs).

Read More (12 pages)Discuss (26 comments)

3D Integration: A Revolution in Design

Pages: 1 2 3 4 5 6 7 8 9

The continuing pace of chip level feature miniaturization – Moore’s Law – has resulted in the doubling of the number of transistors per unit area approximately every couple of years. Chip designers have been provided with a plethora of transistor options to choose from in order to optimize for a given constraint. New materials with higher dielectric constants such as hafnium-based high-k gate oxide materials, along with metal gate electrodes, decrease leakage and boost drive current. Strained silicon engineering enables higher transistor switching speeds. Different transistor designs featuring multiple threshold voltages optimize for low power or high performance applications.

Read More (9 pages)Discuss (7 comments)

Intel’s 45nm Surprise: High-k Dielectrics and Metal Gates

Pages: 1 2 3 4

Manufacturing Versus Design With the announcement of the Core microarchitecture at Spring IDF of last year, Intel publicly stated their intentions to regain the lead in the world of x86 microprocessors. In a rather impressive fashion, the folks at Intel got down to business and executed almost flawlessly on their plans in 2006. Pretty much […]

Read More (4 pages)Discuss (62 comments)

A Historical Look at the VAX: DEC, NVAX, Alpha and Competitors

Pages: 1 2 3

A Historical Look at the VAX: DEC, NVAX, Alpha and the Competition [Part II] Editor’s Note and Introduction: This series of articles first appeared last summer in the comp.arch newsgroup, in a series of posts by John Mashey. Since then, it has been updated, edited and enriched with additional material and graphs by David Kanter, […]

Read More (3 pages)Discuss (16 comments)

A Historical Look at the VAX: Microprocessor Economics

Pages: 1 2 3 4 5

Editor’s Note: This series of articles first appeared last summer in the comp.arch newsgroup, in a series of posts by John Mashey. Since then, it has been updated, edited and enriched with additional material and graphs by David Kanter, all with permission of the author. Introduction The VAX was an orthogonal, 32-bit CISC instruction set […]

Read More (5 pages)Discuss (4 comments)

IEDM 2005: Selected Coverage

Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

Introduction The 2005 International Electron Devices Meeting (IEDM) was held in the Hilton Hotel on Connecticut Ave in Washington DC from December 4 through December 7. In the four day period, 1800 attendees from all over the world listened to and examined materials presented on the state of the art in the field of semiconductor […]

Read More (17 pages)Discuss (14 comments)

The Incredible Shrinking CPU

Pages: 1 2 3 4 5 6 7 8 9

This article discusses three problems facing modern high performance MPU architects: decreasing returns from ILP, increasing power dissipation and relatively constant interconnect performance.

Read More (9 pages)Discuss (11 comments)

Coverage of IEDM 2003: AMD and Intel on Day 2

Pages: 1 2 3 4 5 6

Partial coverage of IEDM 2003 Day 2, focusing on AMD and Intel process technologies

Read More (6 pages)Discuss (10 comments)